An Analog-Assisted Digital LDO With Dynamic-Biasing Asynchronous Comparator
نویسندگان
چکیده
This paper presents a digital low-dropout regulator (DLDO) with three-level switching (TLS) and analog-assisted (AA) structure formed by dynamic-biasing asynchronous comparator, capacitive-coupling RC network auxiliary power switch. The proposed AA-DLDO is fabricated in 65-nm CMOS process. minimum load current 18 μA. maximum undershoot 200 mV under transient of 4.82-mA/1-ns. recovery time 8 ns. figure-of-merit design better than the other DLDOs more 14 times.
منابع مشابه
Comparator-based switched-capacitor pipelined analog-to-digital converter with comparator preset, and comparator delay compensation
We present a differential comparator-based switched-capacitor (CBSC) pipelined analog-to-digital converter (ADC) with comparator preset, and comparator delay compensation. Compensating for the comparator delay by digitally adjusting the comparator threshold improves the ADC resolution from 2.5-bit to 7.05-bit. The ADC is manufactured in a 90 nm CMOS technology, with a core area of 0.85 mm 9 0.3...
متن کاملUltra low power capless LDO with dynamic biasing of derivative feedback
In this paper, a low power, output-capacitor-free, low-dropout regulator (LDO) is proposed with a new dynamic biased, multiloop feedback strategy. Initially, a theoretical macromodel is presented based on the analogy between the capless LDO and the mechanical non-linear harmonic oscillator, enabling to shed new light on the non-linear amplification, dynamic and adaptive biasing techniques used ...
متن کاملHigh-speed low-power comparator for analog to digital converters
Article history: Received 28 July 2015 Accepted 1 April 2016
متن کاملAnalysis and Design of Double Tail Dynamic Comparator in Analog to Digital Converter
The need for ultra low-power, area efficient and high speed analog-to-digital converters is pushing toward the use of dynamic regenerative comparators to maximize speed and power efficiency. The objective of this paper is to design and implementation of delay efficient and low power consumption double-tail dynamic comparator in successive approximation analog to digital convertor. The conventio...
متن کاملDesigning an Integrated All-Optical Analog to Digital Converter
We present the procedure for designing a high speed and low power all-optical analog to digital converter (AO-ADC), by integrating InGaAsP semiconductor optical amplifier (SOA) with InP based photonic crystal (PhC) drop filters. The self-phase modulation in the SOA can shift the frequency of the Gaussian input pulse. The two output PhC based drop filters are designed to appropriately code the f...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2022
ISSN: ['2169-3536']
DOI: https://doi.org/10.1109/access.2022.3178812